STA310 View Datasheet(PDF) - STMicroelectronics
Part Name
Description
MFG CO.
'STA310' PDF : 90 Pages View PDF
STA310
Type: R/W
Software Reset: 0x34
Hardware Reset: UND
Description:
This register must contain a FRACL value that en-
ables the audio PLL to generate a frequency of
ofact*192KHz for the PCMCK.
Default value at soft reset assume:
– Oversampling factor (ofact) = 384. PCMLCK =
384 x SF (where SF is the sampling frequency)
– External crystal provide a clock running at
27MHz
AU_PLL_FRACH_192
Frac High Coefficient
7
6
5
4
3
2
1
0
FRACH
Address: 0xB7
Type: R/W
Software Reset: 0xEC
Hardware Reset: UND
Description:
This register must contain a FRACH value that en-
ables the audio PLL to generate a frequency of
ofact*192KHz for the PCMCK.
Default value at soft reset assume:
– Oversampling factor (ofact) = 384. PCMLCK =
384 x SF (where SF is the sampling frequency)
– External crystal provide a clock running at
27MHz
AU_PLL_XDIV_192
X Divider Coefficient
7
6
5
4
3
2
1
0
XDIV
Address: 0xB8
Type: R/W
Software Reset: 0x01
Hardware Reset: UND
Description:
This register must contain a XDIV value that enables
the audio PLL to generate a frequency of
ofact*192KHz for the PCMCK.
Default value at soft reset assume:
– Oversampling factor (ofact) = 384. PCMLCK =
384 x SF (where SF is the sampling frequency)
– External crystal provide a clock running at
27MHz
AU_PLL_MDIV_192
M Divider Coefficient
7
6
5
4
3
2
1
0
MDIV
Address: 0xB9
Type: R/W
Software Reset: 0x09
Hardware Reset: UND
Description:
This register must contain a MDIV value that enables
the audio PLL to generate a frequency of
ofact*192KHz for the PCMCK.
Default value at soft reset assume:
– Oversampling factor (ofact) = 384. PCMLCK =
384 x SF (where SF is the sampling frequency)
– External crystal provide a clock running at
27MHz
AU_PLL_NDIV_192
N Divider Coefficient
7
6
5
4
3
2
1
0
NDIV
Address: 0xBA
Type: R/W
Software Reset: 0x01
Hardware Reset: UND
Description:
This register must contain a NDIV value that enables
the audio PLL to generate a frequency of
ofact*192KHz for the PCMCK.
Default value at soft reset assume:
– Oversampling factor (ofact) = 384. PCMLCK =
43/90
Share Link: 
