Address
I2C_regBase+ 0x2C
I2C_regBase+ 0x30
I2C_regBase+ 0x34
I2C_regBase+ 0x38
Register
Name
I2CCCR
I2COAR1
I2COAR2
I2CDR
STLC1502
R/W Notes
R/W I2C Clock Control register.
R/W I2C Own Address register
R/W I2C Own Address register
R/W I2C Data I/O register.
7.7 UART-Universal Asynchronous Receiver Transmitter
The UART provides a serial data communication with transmit and receive channels that can operate
concurrently to handle a full-duplex operation. Two internal FIFOs for transmitted and received data,
deep 16 and wide 8 bits, are present; these FIFOs can be enabled or disabled through a register. Inter-
rupts are provided to control reception and transmission of serial data.
The clock for both transmit and receive channels is provided by an internal baud rate generator that
divides its input clock by any divisor value from 1 to 2 16 - 1.
7.7.1 Operation
The UART supports full-duplex asynchronous communication, where both the transmitter and the
receiver use the same data frame format and the same baud rate. Data is transmitted on the TXD pin and
received on the RXD pin.
Data frames
8-bit data frames either consist of:
• eight data bits D0-7 (by setting the Mode bit field to 001);
• seven data bits D0-6 plus an automatically generated parity bit (by setting the Mode bit field to 011).
Parity may be odd or even, depending on the ParityOdd bit in the ASCControl register. An even parity bit
will be set, if the modulo-2-sum of the seven data bits is 1. An odd parity bit will be cleared in this case.
The parity error flag (ParityError) will be set if a wrong parity bit is received. The parity bit itself will be
stored in bit 7 of the ASCRx-Buffer register.
8-bit data frame
Start
bit
D0
(LSB)
D1
D2
D3 D4
D5
D6
8th 1st 2nd
bit stop stop
bit bit
-Data bit (D7)
-Parity bit
9-bit data frames either consist of:
• nine data bits D0-8 (by setting the Mode bit field to 100)
• eight data bits D0-7 plus an automatically generated parity bit (by setting the Mode bit field to 111)
• eight data bits D0-7 plus a wake-up bit (by setting the Mode bit field to 101)
49/81