Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

VV5801C001 View Datasheet(PDF) - Vision

Part Name
Description
MFG CO.
'VV5801C001' PDF : 23 Pages View PDF
VISION VV6801/5801 PRELIMINARY CUSTOMER DATASHEET Rev 1.1
7.6.3 Additional timing for CDSR Full Resolution Modes
Description
#t
PCK Cycles Time (us) @5MHz
SELREF [R] -Start of line
c0
0
0
CDSR[R] c21
1256
251.2
CDSR[F] c22
1281
256.2
PXRD [R] c23
1286
257.2
COLSAM [R] c24
1287
257.4
COLSAM [F] c25
1456
291.2
EC [R], PXRD[F]
LS [R] (even pixels)
LS [F] (even pixels)
AVO valid, even pixels start
y AVO valid, even pixels end
r EC [F]
LS [R] (odd pixels)
LS [F] (odd pixels)
a AVO valid, odd pixels start
AVO valid, odd pixels end
in End of line
Setup times:
SELREF [R] -Start of next line
Line Length
Valid EXPOSED pixels: even
lim Valid EXPOSED pixels: odd
Valid RESET pixels: even
Valid RESET pixels: odd
PreCDSR[H] duration
c26
c27
c28
c29
c30
c31
c32
c33
c34
c35
c37
c14-c13
c19-c18
c30-c29
c35-c34
c22-c21
1459
1460
1464
1464.5
1978.5
1980
1981
1985
1985.5
2499.5
2503
2504
2504
514
514
514
514
25
291.8
292
292.8
292.9
395.7
396
396.2
397
397.1
499.9
500.6
500.8
500.8
102.8
102.8
102.8
102.8
5
Table 7.8 : Recommended Line timings for CDSR
Note: All input signals should change on the Falling Edge of PCK, except LS (see Section 7.2).
VISION VV6801/5801 PRELIMINARY CUSTOMER DATASHEET Rev 1.1
7.6.4 Additional timing for CDSR Horizontal Cine Mode (1/2 subsampled)
Description
#t
PCK Cycles Time (us) @5MHz
SELREF [R] -Start of line
c0
0
0
CDSR[R] c21
744
148.8
CDSR[F] c22
769
153.8
PXRD [R] c23
774
154.8
COLSAM [R] c24
775
155
COLSAM [F] c25
944
188.8
EC [R], PXRD[F] c26
LS [R] (even pixels) c27
LS [F] (even pixels) c28
AVO valid, even pixels start c29
AVO valid, even pixels end c30
EC [F] c31
LS [R] (odd pixels) c32
LS [F] (odd pixels) c33
AVO valid, odd pixels start c34
AVO valid, odd pixels end c35
End of line c37
SELREF [R] -Start of next line
947
948
952
952.5
y 1210.5
1212
r1213
1217
a1217.5
1475.5
1479
in1480
189.4
189.6
190.4
190.5
242.1
242.4
242.6
243.4
243.5
295.1
295.8
296
Setup times:
Line Length
Valid EXPOSED pixels: even
lim Valid EXPOSED pixels: odd
Valid RESET pixels: even
Valid RESET pixels: odd
CDSR[H] duration
c14-c13
c19-c18
c30-c29
c35-c34
c22-c21
1480
258
258
258
258
25
296
51.6
51.6
51.6
51.6
5
Pre Table 7.9 : Recommended Line timings for CDSR in Horizontal Cine Mode
Note: All input signals should change on the Falling Edge of PCK, except LS (see Section 7.2).
cd24082b.fm
09/09/98: PRELIMINARY
35
cd24082b.fm
09/09/98: PRELIMINARY
36
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]