Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

5962-9750701HXC View Datasheet(PDF) - Analog Devices

Part Name
Description
MFG CO.
5962-9750701HXC
ADI
Analog Devices ADI
'5962-9750701HXC' PDF : 44 Pages View PDF
AD14060/AD14060L
Synchronous Read/Write—Bus Slave
Use these specifications for bus master accesses of a slave’s IOP
registers or internal memory (in multiprocessor memory space).
The bus master must meet these (bus slave) timing requirements.
Parameter
Timing Requirements:
tSADRI
tHADRI
tSRWLI
tHRWLI
tRWHPI
tSDATWH
tHDATWH
Address, SW Setup Before CLKIN
Address, SW Hold Before CLKIN
RD/WR Low Setup Before CLKIN1
RD/WR Low Hold After CLKIN
RD/WR Pulse High
Data Setup Before WR High
Data Hold After WR High
5V
Min
Max
15.5 + DT/2
9.5 + 5DT/16
–3.5 – 5DT/16
3
5.5
1.5
4.5 + DT/2
8 + 7DT/16
3.3 V
Min
Max
15.5 + DT/2
9.5 + 5DT/16
–3.5 – 5DT/16
3
5.5
1.5
4.5 + DT/2
8 + 7DT/16
Units
ns
ns
ns
ns
ns
ns
ns
Switching Characteristics:
tSDDATO
tDATTR
tDACKAD
tACKTR
Data Delay After CLKIN
Data Disable After CLKIN2
ACK Delay After Address, SW3
ACK Disable After CLKIN3
0 – DT/8
–1 – DT/8
20 + 5DT/16
8 – DT/8
10
7 – DT/8
0 – DT/8
–1 – DT/8
20 + 5DT/16 ns
8 – DT/8
ns
10
ns
7 – DT/8
ns
NOTES
1tSRWLI (min) = 9.5 + 5DT/16 when Multiprocessor Memory Space Wait State (MMSWS bit in WAIT register) is disabled; when MMSWS is enabled,
tSRWLI (min) = 4 + DT/8.
2See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.
3tDACKAD is true only if the address and SW inputs have setup times (before CLKIN) greater than 10.5 + DT/8 and less than 18.5 + 3DT/4. If the address and SW inputs have
setup times greater than 19 + 3DT/4, then ACK is valid 15 + DT/4 (max) after CLKIN. A slave that sees an address with an M field match will respond with ACK
regardless of the state of MMSWS or strobes. A slave will three-state ACK every cycle with t ACKTR.
CLKIN
ADDRESS
SW
ACK
READ ACCESS
RD
DATA
(OUT)
WRITE ACCESS
WR
DATA
(IN)
tSADRI
tDACKAD
tHADRI
tACKTR
tSDDATO
tSRWLI
tHRWLI
tRWHPI
tDATTR
tSRWLI
tSDATWH
tHRWLI
tHDATWH
Figure 17. Synchronous Read/Write—Bus Slave
tRWHPI
–22–
REV. A
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]