EVAL-AD1938AZ View Datasheet(PDF) - Analog Devices

Part Name

Description

MFG CO.

EVAL-AD1938AZ

2 ADC/8 DAC with PLL, 192 kHz, 24-Bit Codec

Analog Devices 

Prev 21 22 23 24 25 26 27 28 29 30 Next

ALRCLK

ABCLK

ADCTDMOUT (TDM_OUT

OF THE SECOND AD1928

IN THE CHAIN)

2 ADC CHANNELS OF

SECOND IC IN THE CHAIN

2 ADC CHANNELS OF

FIRST IC IN THE CHAIN

UNUSED UNUSED ADC L1 ADC R1 UNUSED UNUSED ADC L1 ADC R1

ASDATA1 (TDM_IN

OF THE SECOND AD1928

IN THE CHAIN)

UNUSED UNUSED ADC L1 ADC R1

32 BITS

FIRST

AD1928

SECOND

AD1928

DSP

MSB

Figure 22. ADC TDM Daisy-Chain Mode (512 fS BCLK, Two-AD1928 Daisy Chain)

AD1928

LRCLK

BCLK

SDATA

MSB

LEFT CHANNEL

RIGHT CHANNEL

LSB

MSB

LEFT-JUSTIFIED MODE—16 BITS TO 24 BITS PER CHANNEL

LSB

LRCLK

BCLK

SDATA

MSB

LEFT CHANNEL

RIGHT CHANNEL

LSB

MSB

I2S-JUSTIFIED MODE—16 BITS TO 24 BITS PER CHANNEL

LSB

LRCLK

BCLK

SDATA

LEFT CHANNEL

RIGHT CHANNEL

MSB

LSB

MSB

RIGHT-JUSTIFIED MODE—SELECT NUMBER OF BITS PER CHANNEL

LRCLK

BCLK

SDATA

MSB

LSB

MSB

DSP MODE—16 BITS TO 24 BITS PER CHANNEL

1/fS

NOTES

1. DSP MODE DOES NOT IDENTIFY CHANNEL.

2. LRCLK NORMALLY OPERATES AT fS EXCEPT FOR DSP MODE WHICH, IS 2 × fS.

3. BCLK FREQUENCY IS NORMALLY 64 × LRCLK BUT MAY BE OPERATED IN BURST MODE.

Figure 23. Stereo Serial Modes

LSB

LSB

Rev. 0 | Page 21 of 32

Share Link: