LH543611/21
TIMING DIAGRAMS (cont’d)
512 x 36 x 2/1024 x 36 x 2 BiFIFOs
CKA (CKB)
tRWS tRWH
R/WA (R/WB)
t ES
t EH
ENA (ENB)
t RQS
t RQH
REQA (REQB)
t AE
t AE
AE2 (AE1)
CKB (CKA)
R/WB (R/WA )
ENB (ENA)
tRWS tRWH
t ES
t EH
t RQS tRQH
REQB (REQA )
NOTES:
1. A2A, A1A, and A0A all are held HIGH for FIFO access at Port A.
A0B is held HIGH for FIFO access at Port B.
2. Parameters without parentheses apply to FIFO #2 operation.
Parameters with parentheses apply to FIFO #1 operation.
3. Assertion of the Almost-Empty Flags is controlled by rising clock
edges; whereas, deassertion of the Almost-Empty Flags is controlled
by falling clock edges.
Figure 20. Almost-Empty Flag Timing, When Asynchronous
543611-27
32