Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

MSM5718B70 View Datasheet(PDF) - Oki Electric Industry

Part Name
Description
MFG CO.
MSM5718B70
OKI
Oki Electric Industry OKI
'MSM5718B70' PDF : 40 Pages View PDF
MSM5718B70
¡ Semiconductor
Symbol
Parameter
tREADBURST32
Start of request packet to end of 32 byte read data packet
for row hit (Okay)
tREADBURST256
Start of request packet to end of 256 byte read data
packet for row hit (Okay)
tWRITEBURST32
Start of request packet to end of 32 byte write data
packet for row hit (Okay)
tWRITEBURST256
Start of request packet to end of 256 byte write data
packet for row hit (Okay)
tREADDELAY
tWRITEDELAY
tACKDELAY
End of request packet to beginning of read data packet
End of request packet to beginning of write data packet
End of request packet to beginning of acknowledge
packet
tACKWINDELAY
tSERIALREADOFFSET
Window in which an acknowledge packet will be sent
Delay from the beginning of a serial address packet or
serial control packet to the beginning of the correspond-
ing read data subpacket
tSERIALWRITEOFFSET
Delay from the beginning of a serial address packet or
serial control packet to the beginning of the correspond-
ing write data subpacket
Delay from the end of the current memory space trans-
tPOSTMEMWRITEDELAY action to the beginning of the next memory space trans-
action
Delay from the end of the current register space trans-
tPOSTREGWRITEDELAY action to the beginning of the next register space trans-
action
tMODEOFFSET
Offset from the beginning of SMode packet to request
packet for standby to active transaction
tMODESA
Number of SMode packets to cause a transition from
StandbyMode to ActiveMode
tMODEPA[0]
Number of SMode packets to cause a transition from
PowerDownMode[0] to ActiveMode
tMODEPA[1]
Number of SMode packets to cause a transition from
PowerDownMode[1] to ActiveMode
tMODEAR
Number of SMode packets necessary to cause a
transition from ActiveState to ResetState
tMODEDELAY
Delay time after a transaction is complete for the RDRAM
to enter the StandbyState
tINTERREQUEST
Offset from the beginning of the request of the current
transaction to the beginning of the request packet of
the next transaction.
tRAS, MAX
Time that a row may remained sensed within a bank.
Min.
26c
138
20d
132
7a
1a
3a
5a
13
5
2
4
4
1
20
176
254
6
Max.
14
8
6
12
13
Unit
tCYCLE
tCYCLE
tCYCLE
tCYCLE
tCYCLE
tCYCLE
tCYCLE
tCYCLE
tCYCLE
5
tCYCLE
tCYCLE
tCYCLE
4
tCYCLE
4
tCYCLE
tCYCLE
tCYCLE
tCYCLE
20
tCYCLE
tCYCLE
125
ms
Notes:
a. Programmable - All RDRAMS will operate across the full programming range.
b. MinimumattCYCLE,MIN. ThedelayisprogrammabletogiveequivalenttimingsatlongertCYCLE.
c. Calculated with tREADHIT,MIN
d. Calculated with tWRITEHIT,MIN
30
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]