ST6285B View Datasheet(PDF) - STMicroelectronics
Part Name
Description
MFG CO.
'ST6285B' PDF : 78 Pages View PDF
ST62T85B/E85B
AUTO-RELOAD TIMER (Cont’d)
4.3.3 AR Timer Registers
AR Mode Control Register (ARMC)
Address: E5h — Read/Write
Reset status: 00h
7
Bit 2 = OVIE: Overflow Interrupt. This bit, when
set, enables the overflow interrupt request. If OVIE
is reset, the compare interrupt request is masked.
If OVIE is set and the related flag, OVF in the
ARSC0 register is also set, an interrupt request is
generated.
0
Bit 1-0. Reserved. Must be cleared to zero
TCLD TEN
-
- CPIE OVIE -
-
AR Timer Status/Control Registers ARSC0 &
ARSC1. These registers contain the AR Timer sta-
The AR Mode Control Register ARMC is used to
program the different operating modes of the AR
Timer, to enable the clock and to initialize the
tus information bits and also allow the program-
ming of clock sources, active edge and prescaler
multiplexer setting.
counter. It can be read and written to by the Core ARSC0 register bits 0,1 and 2 contain the interrupt
and it is cleared on system reset (the AR Timer is flags of the AR Timer. These bits are read normal-
disabled).
ly. Each one may be reset by software. Writing a
Bit 7 = TLCD: Timer Load Bit. This bit, when set,
) will cause the contents of ARRC register to be
t(s loaded into the counter and the contents of the
prescaler register, ARPSC, are cleared in order to
c initialize the timer before starting to count. This bit
u is write-only and any attempt to read it will yield a
d logical zero.
ro Bit 6 = TEN: Timer Clock Enable. This bit, when
P set, allows the timer to count. When cleared, it will
te stop the timer and freeze ARPSC and ARTSC.
le Bit 5-4. Reserved. Must be cleared to zero
o Bit 3 = CPIE: Compare Interrupt Enable. This bit,
s when set, enables the compare interrupt request.
b If CPIE is reset, the compare interrupt request is
O masked. If CPIE is set and the related flag, CPF, in
- the ARSC0 register is also set, an interrupt re-
Obsolete Product(s) quest is generated.
one does not affect the bit value.
AR Status Control Register 0 (ARSC0)
Address: E6h — Read/Clear
7
0
D7 D6 D5 D4 D3 D2 CPF OVF
Bits 7-2 = D7-D2: Unused
Bit 1 = CPF: Compare Interrupt Flag. This bit is set
if the contents of the counter and the ARCP regis-
ter are equal. The flag is cleared by writing a zero
to the CPF bit.
Bit 0 = OVF: Overflow Interrupt Flag. This bit is set
by a transition of the counter from FFh to 00h
(overflow). The flag is cleared by writing a zero to
the OVF bit.
45/78
45
Share Link: 
