Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

XRT7302IQ80 View Datasheet(PDF) - Exar Corporation

Part Name
Description
MFG CO.
XRT7302IQ80
Exar
Exar Corporation Exar
'XRT7302IQ80' PDF : 77 Pages View PDF
1 2 3 4 5 6 7 8 9 10 Next
XRT7302 2 CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT
áç
REV. 1.1.0
PIN DESCRIPTION
PIN #
8
SIGNAL NAME
Host/(HW)
9
RxClk1
10
RNEG1
11
RPOS1
12
GND
13
RLOS1
TYPE
I
O
O
O
****
O
DESCRIPTION
Host/HW Mode Select:
This input pin permits the user to enable or disable the Microprocessor Serial
Interface (e.g., consisting of the SDI, SDO, SClk, and CSB pins).
Setting this input pin "high" enables the Microprocessor Serial Interface (or
configures the XRT7302 device to operate in the "Host" Mode). In this mode,
the user is expected to configure the XRT7302 device via the Microprocessor
Serial Interface. As a consequence, when the XRT7302 is operating in the
"Host" Mode, then it will ignore the states of many of the discrete input pins.
Setting this input pin "low" disables the Microprocessor Serial Interface (e.g.,
configures the XRT7302 device to operate in the "Hardware" Mode). In this
mode, many of the external input control pins will be functional and therefore
the unsued input pins should not be left floating.
Receive Clock Output pin - Channel 1:
This output pin is the Recovered Clock signal from the incoming line signal,
which is being received by Channel 1. The receive section of Channel 1 will
output data via the RPOS1 and RNEG1 output pins, on the rising edge of this
clock signal.
NOTE: The user can configure the Receive Section of Channel 1 to update the
data on the RPOS1 and RNEG1 output pins, on the falling edge of RxClk1, by
doing one of the following:
1. If the XRT7302 is operating in the Hardware Mode
Pulling the "RClkINV" pin (pin 42) to "high".
2. If the XRT7302 is operating in the Host Mode
Writing a "1" into the "RClk(n)INV" bit-field within the Command Register.
Receive Negative Pulse Output - Channel 1:
This output pin will pulse "high" whenever Channel 1, within the XRT7302
device has received a "Negative Polarity" pulse, in the incoming line signal, at
the RTIP1/RRing1 inputs.
NOTE: Note: If the B3ZS/HDB3 Decoder (within Channel 1) is "enabled" then
the "zero suppression" patterns, in the incoming line signal (such as: "00V",
"000V", "B0V", "B00V") will not be reflected at this output.
Receive Positive Pulse Output - Channel 1:
This output pin will pulse "high" whenever Channel 1, within the XRT7302
device has received a "Positive Polarity" pulse, in the incoming line signal, at
the RTIP1/RRing1 inputs.
NOTE: If the B3ZS/HDB3 Decoder (within Channel 1) is "enabled" then the
"zero suppression" patterns, in the incoming line signal (such as: "00V",
"000V", "B0V", "B00V") will not be reflected at this output.
Receive Digital GND - Channel 1
Receive Loss of Signal Output Indicator - Channel 1:
This output pin toggles "high" if Channel 1, within the XRT7302 has detected a
"Loss of Signal" Condition in the incoming line signal.
The exact criteria that the XRT7302 device uses to declare an "LOS Condi-
tion" depends upon whether the device is operating in the E3 or DS3/STS-1
Mode and the state of the LOSTHR1 pin.
4
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]