Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

DSM2180F3 View Datasheet(PDF) - STMicroelectronics

Part Name
Description
MFG CO.
'DSM2180F3' PDF : 63 Pages View PDF
DSM2180F3
element, or combinatorial logic. The multiplexer
selects between the sequential or combinatorial
logic outputs. The multiplexer output can drive a
port pin and has a feedback path to the AND Array
inputs.
choosing pin functions in PSDsoft ExpressTM.
Routing can occur on a bit-by-bit basis, spitting
assignment between the Ports. However, one
OMC can be routed to one Port pin only, not both.
The flip-flop in the Output Macrocell (OMC) block
can be configured as a D, T, JK, or SR type in
PSDsoft ExpressTM. The flip-flop’s clock, preset,
and clear inputs may be driven from a product
term of the AND Array. Alternatively, CLKIN (PD1)
can be used for the clock input to the flip-flop. The
flip-flop is clocked on the rising edge of CLKIN
(PD1). The preset and clear are active High inputs.
Each clear input can use up to two product terms.
Figure 16. OMC Allocator
PORT B PINS
76543210
PORT C PINS
76543210
7 6 5 4 32 1 0 7 6 54 3 2 10
Output Macrocell Allocator. Outputs of the 16
OMCs can be routed to a combination of pins on
Port B or Port D as shown in Figure 16. The OMC
output pin is automatically determined by
OMCs (MCELLAB)
OMCs (MCELLBC)
AI04915
) Table 10. Output Macrocell Port and Data Bit Assignments
t(s Output
Macrocell
Port
Assignment
Native Product Terms
Maximum Borrowed Data Bit for Loading or
Product Terms
Reading
uc McellAB0
Port B0
3
6
D0
rod McellAB1
Port B1
3
6
D1
P McellAB2
Port B2
3
6
D2
te McellAB3
Port B3
3
6
D3
le McellAB4
Port B4
3
6
D4
so McellAB5
Port B5
3
6
D5
b McellAB6
Port B6
3
6
D6
- O McellAB7
Port B7
3
6
D7
) McellBC0
Port B0 or C0
4
5
D0
t(s McellBC1
Port B1 or C1
4
5
D1
uc McellBC2
Port B or, C2
4
5
D2
rod McellBC3
Port B3 orC3
4
5
D3
P McellBC4
Port B4 orC4
4
6
D4
te McellBC5
Port B5 or C5
4
6
D5
le McellBC6
Port B6 orC6
4
6
D6
soMcellBC7
Port B7 orC7
4
6
D7
bProduct Term Allocator. The CPLD has a Prod-
Ouct Term Allocator. PSDsoft ExpressTM uses the
design will then fit. The following list summarizes
how product terms are allocated:
Product Term Allocator to borrow and place prod-
uct terms from one Macrocell to another. This hap-
pens automatically in PSDsoft ExpressTM, but
McellAB0-McellAB7 all have three native
product terms and may borrow up to six more
understanding how allocation works will help you if McellBC0-McellBC3 all have four native product
your logic design does not “fit”, in which case you
terms and may borrow up to five more
may try selecting a different pin or different OMC
where the allocation resources may differ and the
McellBC4-McellBC7 all have four native product
terms and may borrow up to six more.
29/63
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]