NXP Semiconductors
LPC178x/7x
32-bit ARM Cortex-M3 microcontroller
Table 20. Dynamic characteristics: Dynamic external memory interface, read strategy bits (RD bits) = 01
CL = 10 pF, Tamb = 40 C to 85 C, VDD(3V3) = 3.0 V to 3.6 V. Values guaranteed by design. tcmddly is programmable delay
value for EMC command outputs in command delayed mode; tfbdly is programmable delay value for the feedback clock that
controls input data sampling; tclk0dly is programmable delay value for the EMC_CLKOUT0 output; tclk1dly is programmable
delay value for the EMC_CLKOUT1 output.
Symbol
Parameter
Min
Typ
Max
Unit
For RD = 1 tclk0dly = 0 and tclk1dly = 0
Common to read and write cycles
Tcy(clk)
clock cycle time
[1] 12.5
-
-
ns
td(SV)
chip select valid delay time
-
tcmddly + 4.1
tcmddly + 6.0
ns
th(S)
chip select hold time
tcmddly + 1.0
tcmddly + 1.6
-
ns
td(RASV)
row address strobe valid
-
delay time
tcmddly + 4.1
tcmddly + 6.0
ns
th(RAS)
row address strobe hold
tcmddly + 1.1
tcmddly + 1.7
-
ns
time
td(CASV)
column address strobe valid
-
delay time
tcmddly + 4.1
tcmddly + 6.1
ns
th(CAS)
column address strobe hold
tcmddly + 1.2
tcmddly + 1.8
-
ns
time
td(WV)
write valid delay time
th(W)
write hold time
td(AV)
address valid delay time
th(A)
address hold time
Read cycle parameters
-
tcmddly + 4.8
tcmddly + 7.1
ns
tcmddly + 1.6
tcmddly + 2.3
-
ns
-
tcmddly + 4.9
tcmddly + 7.3
ns
tcmddly + 1.0
tcmddly + 1.6
-
ns
tsu(D)
data input set-up time
7.1 - tfbdly
4.8 - tfbdly
-
ns
th(D)
data input hold time
-1.9 + tfbdly
-2.5 + tfbdly
-
ns
Write cycle parameters
td(QV)
th(Q)
data output valid delay time
data output hold time
-
tcmddly + 4.9
tcmddly + 7.3
ns
tcmddly + 0.2
tcmddly + 0.5
-
ns
[1] Refers to SDRAM clock signal EMC_CLKOUTn where n = 0 and 1.
LPC178X_7X
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5.5 — 26 April 2016
© NXP Semiconductors N.V. 2016. All rights reserved.
86 of 126