Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

QL5030-4TQ144C View Datasheet(PDF) - QuickLogic Corporation

Part Name
Description
MFG CO.
'QL5030-4TQ144C' PDF : 18 Pages View PDF
1 2 3 4 5 6 7 8 9 10 Next
QL5030 QuickPCI Data Sheet
8.0 JTAG Support
JTAG pins support IEEE standard 1149.1a to provide boundary scan capability for the QL5030 device.
Six pins are dedicated to JTAG and programming functions on each QL5030 device, and are unavailable
for general design input and output signals. TDI, TDO, TCK, TMS, and TRSTB are JTAG pins. A sixth
pin, STM, is used only for programming.
9.0 Development Tools
Software support for the QL5030 device is available through the QuickWorksTM development package.
This turnkey PC-based QuickWorks package, shown in Figure 6, provides a complete ESP software
solution with design entry, logic synthesis, place and route, and simulation. QuickWorks includes VHDL,
Verilog, schematic, and mixed-mode entry with fast and efficient logic synthesis provided by the
integrated Synplicity Synplify LiteTM tool, specially tuned to take advantage of the QL5030 architecture.
QuickWorks also provides functional and timing simulation for guaranteed timing and source-level
debugging.
The UNIX-based QuickToolsTM and PC-based QuickWorks-LiteTM packages are a subset of QuickWorks
and provide a solution for designers who use schematic-only design flow third-party tools for design
entry, synthesis, or simulation. QuickTools and QuickWorks-Lite read EDIF netlists and provide support
for all QuickLogic devices. QuickTools and QuickWorks-Lite also support a wide range of third-party
modeling and simulation tools. In addition, the PC-based package combines all the features of
QuickWorks-Lite with the SCS schematic capture environment, providing a low-cost design entry and
compilation solution.
Third Party
Design
Entry
& Synthesis
QuickWorks Design Software
SCS Schematic
Tools
VHDL/
Schematic Verilog
Mixed-Mode Design
Turbo Writer
HDL Editor
Third Party
Simulation
Synplify-Lite
HDL
Synthesis
QuickTools/QuickChip:
Optimize, Place, &
Route
Figure 6: QuickWorks Tool Suite
Silos
&
Simulators
QL5030 QuickPCI Data Sheet Rev C
••
9
••
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]