QL5064-33APB484I View Datasheet(PDF) - QuickLogic Corporation
Part Name
Description
MFG CO.
QL5064-33APB484I
QuickLogic Corporation
'QL5064-33APB484I' PDF : 37 Pages View PDF
QL5064 QuickPCI Data Sheet
18.0 PCI Back-End Interface Signals
These internal signals can interface directly to pins or to internal logic cells or RAM blocks in the
programmable logic region of the device. These signals are used to customize the device so that it can
connect to other devices on the board directly, with no glue-logic required.
Legend
“O”
Output from FPGA to PCI
“I”
Input from PCI to FPGA
Symbol
Clocks
pci_clk_2fpga
user_clk
fpga_reset
Target Interface
user_region [2:0]
user_stop
user_be_req [7:0]
user_rdwr
user_addr_valid
user_req
user_mult
user_addr_output [32:0]
Table 1: PCI Back-End Interface Signals
I/O
Description
I Buffered version of the PCI clock. For use in the FPGA.
FPGA supplied clock used for all interface to the embedded PCI core. This
O
signal is required and all communication between the embedded PCI core
and the FPGA is synchronous to this clock with the exception of the DMA
arbitrary signals.
I
Global reset signal from the PCI core. Active High. This signal should be
used as the global reset for the FPGA and all other supporting circuitry.
When target_addr_valid is active, these signals indicate which of the
following regions are being accessed.
3’b000 BAR0
3’b001 BAR1
I
3’b010 BAR2
3’b011 BAR3
3’b100 BAR4
3’b101 BAR5
3’b110 Expansion ROM
3’b111 Configuration Space 0x40-0xff
O Active High. Stops prefetch after the current cycle.
I Active High. Byte lanes requested by PCI for all target accesses.
I
When target_addr_valid is active, a logic ‘1’ indicates that the requested
transaction is a read. When ‘0’ the present transaction is a write.
I
Active High. Indicates that PCI is requesting a sequentially continuing
target access.
Active High. When active, PCI is requesting at least one piece of data to
I be transferred. Deasserted after an advance generated by a read or write
from the target FIFO’s or after ‘target_user_stop’ is asserted.
I Active High. PCI is requesting at least 2+ pieces of data to be transferred.
The current address of the PCI target transaction. Incremented
I automatically by a quad word when a 64-bit piece of target data is written
or read.
(Sheet 1 of 4)
•
16
•
•
•
•
•
www.quicklogic.com
© 2002 QuickLogic Corporation
Share Link: 