ST7LITE0xY0, ST7LITESxY0
13.9 CONTROL PIN CHARACTERISTICS
13.9.1 Asynchronous RESET Pin
TA = -40°C to 105°C, unless otherwise specified
Symbol
Parameter
Conditions
Min Typ Max Unit
VIL Input low level voltage
VIH Input high level voltage
Vhys Schmitt trigger voltage hysteresis 1)
VOL Output low level voltage 2)
RON Pull-up equivalent resistor 3) 1)
tw(RSTL)out Generated reset pulse duration
th(RSTL)in External reset pulse hold time 4)
tg(RSTL)in Filtered glitch duration
VSS - 0.3
0.7xVDD
0.3xVDD V
VDD + 0.3
2
V
VDD=5V
IIO=+5mA TA≤85°C
TA≤105°C
IIO=+2mA TA≤85°C
TA≤105°C
0.5
1.0
1.2
V
0.2
0.4
0.5
VDD=5V
20
40
80 kΩ
Internal reset sources
30
µs
20
µs
200
ns
Notes:
1. Data based on characterization results, not tested in production.
2. The IIO current sunk must always respect the absolute maximum rating specified in section 13.2.2 on page 82 and the
sum of IIO (I/O ports and control pins) must not exceed IVSS.
3. The RON pull-up equivalent resistor is based on a resistive transistor. Specified for voltages on RESET pin between
VILmax and VDD
4. To guarantee the reset of the device, a minimum pulse has to be applied to the RESET pin. All short pulses applied on
RESET pin with a duration below th(RSTL)in can be ignored.
100/124
1