ST7FLU05MCE View Datasheet(PDF) - STMicroelectronics
Part Name
Description
MFG CO.
ST7FLU05MCE
STMicroelectronics
'ST7FLU05MCE' PDF : 124 Pages View PDF
ST7LUS5, ST7LU05, ST7LU09
On-chip peripherals
Figure 34. PWM signal example
fCOUNTER
ATR = FFDh
Counter
FFDh
FFEh
FFFh
FFDh
DCR0 = FFEh
FFEh
FFFh
FFDh
FFEh
t
Output compare mode
lete Prodduucctt((ss)) Note:
roduct(s)) -- OObbssoolete Pro Caution:
To use this function, the OE bit must be 0, otherwise the compare is done with the shadow
register instead of the DCRx register. Software must then write a 12-bit value in the DCR0H
and DCR0L registers. This value will be loaded immediately (without waiting for an OVF
event).
The DCR0H must be written first, the output compare function starts only when the DCR0L
value is written.
When the 12-bit upcounter (CNTR) reaches the value stored in the DCR0H and DCR0L
registers, the CMPF0 bit in the PWM0CSR register is set and an interrupt request is
generated if the CMPIE bit is set.
The output compare function is only available for DCRx values other than 0 (reset value).
At each OVF event, the DCRx value is written in a shadow register, even if the DCR0L value
has not yet been written (in this case, the shadow register will contain the new DCR0H value
and the old DCR0L value), then:
- If OE = 1 (PWM mode): the compare is done between the timer counter and the shadow
register (and not DCRx)
- if OE = 0 (OCMP mode): the compare is done between the timer counter and DCRx. There
is no PWM signal.
The compare between DCRx or the shadow register and the timer counter is locked until
DCR0L is written.
te P ct(s 10.2.4 Low power modes
le du Table 38. Effect of low power modes onthe auto-reload timer
so roMode
Description
Ob te P Slow
le Wait
o Active halt
Obs Halt
The input frequency is divided by 32
No effect on the auto-reload timer
Auto-reload timer halted except if CK0 = 1, CK1 = 0 and OVFIE = 1
Auto-reload timer halted
71/124
Share Link: 