ST7LITE25F2 View Datasheet(PDF) - STMicroelectronics

Part Name

Description

MFG CO.

ST7LITE25F2

8-bit microcontroller with single voltage Flash memory, data EEPROM, ADC, Timers, SPI

STMicroelectronics 

Prev 91 92 93 94 95 96 97 98 99 100 Next

On-chip peripherals

ST7LITE20F2 ST7LITE25F2 ST7LITE29F2

Figure 45. Hardware/software slave select management

SSM bit

SSI bit

SS external pin

1

SS internal

0

Note:

Note:

Note:

Master mode operation

In master mode, the serial clock is output on the SCK pin. The clock frequency, polarity and

phase are configured by software (refer to the description of the SPICSR register).

The idle state of SCK must correspond to the polarity selected in the SPICSR register (by

pulling up SCK if CPOL=1 or pulling down SCK if CPOL=0).

How to operate the SPI in master mode

To operate the SPI in master mode, perform the following steps in order (if the SPICSR

register is not written first, the SPICR register setting (MSTR bit) may be not taken into

account):

1. Write to the SPICR register:

– Select the clock frequency by configuring the SPR[2:0] bits.

– Select the clock polarity and clock phase by configuring the CPOL and CPHA bits.

Figure 46 shows the four possible configurations.

The slave must have the same CPOL and CPHA settings as the master.

2. Write to the SPICSR register:

– Either set the SSM bit and set the SSI bit or clear the SSM bit and tie the SS pin

high for the complete byte transmit sequence.

3. Write to the SPICR register:

– Set the MSTR and SPE bits.

MSTR and SPE bits remain set only if SS is high.

If the SPICSR register is not written first, the SPICR register setting (MSTR bit) may be not

taken into account.

The transmit sequence begins when software writes a byte in the SPIDR register.

Master mode transmit sequence

When software writes to the SPIDR register, the data byte is loaded into the 8-bit shift

register and then shifted out serially to the MOSI pin most significant bit first.

When data transfer is complete:

1. The SPIF bit is set by hardware.

2. An interrupt request is generated if the SPIE bit is set and the interrupt mask in the

CCR register is cleared.

Clearing the SPIF bit is performed by the following software sequence:

1. An access to the SPICSR register while the SPIF bit is set

2. A read to the SPIDR register.

94/166

Doc ID 8349 Rev 5

Share Link: