On-chip peripherals
ST7LITE20F2 ST7LITE25F2 ST7LITE29F2
Note:
Figure 47. Clearing the WCOL bit (write collision flag) software sequence
Clearing sequence after SPIF = 1 (end of a data byte transfer)
Read SPICSR
1st Step
2nd Step
RESULT
Read SPIDR
SPIF =0
WCOL=0
Clearing sequence before SPIF = 1 (during a data byte transfer)
1st Step
2nd Step
Read SPICSR
Read SPIDR
RESULT
WCOL=0
1. Writing to the SPIDR register instead of reading it does not reset the WCOL bit
Single master and multimaster configurations
There are two types of SPI systems:
1. Single master system
2. Multimaster system.
Single master system
A typical single master system may be configured, using a device as the master and four
devices as slaves (see Figure 48).
The master device selects the individual slave devices by using four pins of a parallel port to
control the four SS pins of the slave devices.
The SS pins are pulled high during reset since the master device ports will be forced to be
inputs at that time, thus disabling the slave devices.
To prevent a bus conflict on the MISO line the master allows only one active slave device
during a transmission.
For more security, the slave device may respond to the master with the received data byte.
Then the master will receive the previous byte back from the slave device if all MISO and
MOSI pins are connected and the slave has not written to its SPIDR register.
Other transmission security methods can use ports for handshake lines or data bytes with
command fields.
Multi-master system
A multi-master system may also be configured by the user. Transfer of master control could
be implemented using a handshake method through the I/O ports or by an exchange of
code messages through the serial peripheral interface system.
The multi-master system is principally handled by the MSTR bit in the SPICR register and
the MODF bit in the SPICSR register.
98/166
Doc ID 8349 Rev 5