ST7LITE25F2 View Datasheet(PDF) - STMicroelectronics
Part Name
Description
MFG CO.
ST7LITE25F2
STMicroelectronics
'ST7LITE25F2' PDF : 170 Pages View PDF
ST7LITE20F2 ST7LITE25F2 ST7LITE29F2
Figure 48. Single master / multiple slave configuration
SS
SCK
Slave
Device
MOSI MISO
SS
SCK
Slave
Device
MOSI MISO
SS
SCK
Slave
Device
MOSI MISO
On-chip peripherals
SS
SCK
Slave
Device
MOSI MISO
MOSI MISO
SCK
Master
Device
5V
SS
11.4.6
Low power modes
Table 40. WAIT and HALT mode description
Mode
Description
WAIT
HALT
No effect on SPI.
SPI interrupt events cause the device to exit from WAIT mode.
SPI registers are frozen.
In HALT mode, the SPI is inactive. SPI operation resumes when the Device is
woken up by an interrupt with “exit from HALT mode” capability. The data
received is subsequently read from the SPIDR register when the software is
running (interrupt vector fetching). If several data are received before the
wakeup event, then an overrun error is generated. This error can be detected
after the fetch of the interrupt routine that woke up the Device.
Note:
Caution:
Using the SPI to wake up the device from HALT mode
In slave configuration, the SPI is able to wake up the Device from HALT mode through a
SPIF interrupt. The data received is subsequently read from the SPIDR register when the
software is running (interrupt vector fetch). If multiple data transfers have been performed
before software clears the SPIF bit, then the OVR bit is set by hardware.
When waking up from HALT mode, if the SPI remains in Slave mode, it is recommended to
perform an extra communications cycle to bring the SPI from HALT mode state to normal
state. If the SPI exits from Slave mode, it returns to normal state immediately.
The SPI can wake up the Device from HALT mode only if the Slave Select signal (external
SS pin or the SSI bit in the SPICSR register) is low when the Device enters HALT mode. So if
Slave selection is configured as external (see Section : Slave select management), make
sure the master drives a low level on the SS pin when the slave enters HALT mode.
Doc ID 8349 Rev 5
99/166
Share Link: 