256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM
Timing Diagrams
Figure 36: Clock Suspend Mode
T0
CLK
T1
T2
T3
tCK
tCL
tCH
tCKS tCKH
CKE
tCKS tCKH
tCMS tCMH
COMMAND
READ
NOP
NOP
DQM
tCMS tCMH
T4
T5
T6
T7
T8
NOP
NOP
NOP
WRITE
ADDR
tAS tAH
COLUMN m2
tAS tAH
A10
COLUMN e
BA0, BA1
tAS tAH
BANK
DQ
tAC
tLZ
DOUT m
tAC
tOH
tHZ
DOUT m + 1
BANK
tDS tDH
DOUT e
Notes: 1. For this example, BL = 2, CL = 3, and auto precharge is disabled.
T9
NOP
DOUT e + 1
DON’T CARE
UNDEFINED
PDF:09005aef8219eeeb/Source: 09005aef8219eedd
MT48H16M16LF_2.fm - Rev F 4/07 EN
55
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2006 Micron Technology, Inc. All rights reserved.