SX8801IRXXMLTRT View Datasheet(PDF) - Semtech Corporation
Part Name
Description
MFG CO.
'SX8801IRXXMLTRT' PDF : 135 Pages View PDF
XE8801A – SX8801R
4.2.9
USRT (h0048-h004F)
Name
Address
7
6
5
RegUsrtS1
h0048
r0
r0
r0
RegUsrtS0
h0049
r0
r0
r0
RegUsrtCond1
h004A
r0
r0
r0
RegUsrtCond2
h004B
r0
r0
r0
RegUsrtCtrl
h004C
r0
r0
r0
RegUsrtBufferS1
h004D
r0
r0
r0
RegUsrtEdgeS0
h004E
r0
r0
r0
Table 4-4-12. USRT register description
4
3
2
1
0
UsrtS1
r0
r0
r0
r0
s,1,sys
UsrtS0
r0
r0
r0
r0
s,1,sys
UsrtCond1
r0
r0
r0
r0
rc,0,sys
UsrtCond2
r0
r0
r0
r0
rc,0,sys
UsrtWaitS0 UsrtEnWaitCond1 UsrtEnWaitS0 UsrtEnable
r0
r,0,sys
rw,0,sys rw,0,sys rw,0,sys
UsrtBufferS1
r0
r0
r0
r0
r,0,sys
UsrtEdgeS0
r0
r0
r0
r0
r,0,sys
4.2.10 UART (h0050-h0057)
Name
Address
RegUartCtrl
h0050
RegUartCmd
h0051
RegUartTx
h0052
RegUartTxSta
h0053
RegUartRx
h0054
RegUartRxSta
h0055
7
UartEcho
rw,0,sys
SelXtal
rw,0,sys
r0
r0
6
UartEnRx1
rw,0,sys
UartEnRx2
rw,0,sys
r0
r0
5
4
3
UartEnTx UartXRx UartXTx
rw,0,sys rw,0,sys rw,0,sys
UartRcSel[2:0]
rw,000,sys
UartTx[7:0]
rw,0000000,sys
r0
r0
r0
UartRx[7:0]
r,00000000,sys
UartRxSErr UartRxPErr UartRxFErr
r,0,sys
r,0,sys
r,0,sys
2
UartPM
rw,0,sys
1
UartBR[2:0]
rw,101,sys
UartPE
rw,0,sys
UartTxBusy
r0
r,0,sys
UartRxOerr UartRxBusy
rc,0,sys
r,0,sys
0
UartWL
rw,1,sys
UartTxFull
r,0,sys
UartRxFull
r,0,sys
Table 4-13. UART register description
4.2.11 Counter/Timer/PWM registers (h0058-h005F)
Name
Address
7
6
RegCntA
h0058
RegCntB
h0059
RegCntC
h005A
RegCntD
h005B
RegCntCtrlCk
CntDCkSel[1:0]
h005C
rw,xx,-
RegCntConfig1 CntDDownUp CntCDownUp
h005D
rw,x,-
rw,x,-
RegCntConfig2
CapSel[1:0]
h005E
rw,00,sys
RegCntOn
h005F
r0
r0
5
4
3
2
1
0
CounterA[7:0]
s,xxxxxxxx,-
CounterB[7:0]
s,xxxxxxxx,-
CounterC[7:0]
s,xxxxxxxx,-
CounterD[7:0]
s,xxxxxxxx,-
CntCCkSel[1:0]
CntBCkSel[1:0]
CntACkSel[1:0]
rw,xx,-
rw,xx,-
rw,xx,-
CntBDownUp CntADownUp CascadeCD CascadeAB CntPWM1 CntPWM0
rw,x,-
rw,x,-
rw,x,-
rw,x,-
rw,0,sys rw,0,sys
CapFunc[1:0]
Pwm1Size[1:0]
Pwm0Size[1:0]
rw,00,sys
rw,xx,-
rw,xx,-
CntDEnable CntCEnable CntBEnable CntAEnable
r0
r0
rw,0,sys rw,0,sys rw,0,sys rw,0,sys
Table 4-14. Counter/timer/PWM register description.
© Semtech 2005
www.semtech.com
4-7
Share Link: 
