256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM
Timing Diagrams
Figure 44: READ – DQM Operation
T0
CLK
T1
T2
T3
tCK
tCL
tCH
tCKS tCKH
CKE
tCMS tCMH
COMMAND
ACTIVE
NOP
READ
NOP
tCMS tCMH
DQM
tAS tAH
ADDR
ROW
COLUMN m
A10
BA0, BA1
tAS tAH
ROW
tAS tAH
BANK
ENABLE AUTO PRECHARGE
DISABLE AUTO PRECHARGE
BANK
DQ
tRCD
tAC
tLZ
CL
Notes: 1. For this example, CL = 2.
T4
NOP
tOH
DOUT m
tHZ
T5
NOP
tAC
tLZ
T6
T7
T8
NOP
NOP
NOP
tAC
tOH
DOUT m + 2
tOH
DOUT m + 3
tHZ
DON’T CARE
UNDEFINED
PDF:09005aef8219eeeb/Source: 09005aef8219eedd
MT48H16M16LF_2.fm - Rev F 4/07 EN
63
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2006 Micron Technology, Inc. All rights reserved.